

COMPAL CONFIDENTIAL

MODEL NAME : ZAM70

PCB NO : DAA0007U000

BOM P/N : 4319R031L01 (SMT MB AA901 ZAM70 U W/DOCK I5 1.9G R1)

4319R031L02 (SMT MB AA901 ZAM70 U W/DOCK I3 1.9G R1)

GPIO MAP: 3.6C

1 chip XDP debug component list(CXDP@)			
item	Qty	Part reference	Part description
1	2	CC17,CC21	SE00000G880 (S CER CAP 0.1U 25V K X5R 0402)
2	4	RC98,RC99,RC109,RC112	SD028000080 (S RES 1/16W 0 +-5% 0402)
3	4	RC102,RC106,RC113,RC120	SD028100180 (S RES 1/16W 1K +-5% 0402)
4	1	UC7	SA00005X900 (S IC 74CBTLV3126BQ DHVQFN 14P BUS SWITCH)
5	1	JXDP1	SP02000L900 (S W-CONN SAMTEC BSH-030-01-L-D-A-TR 60P)

Huston 14" UMA

Broadwell U

2014-03-07

REV : 0.3 (X01)

@ : Nopop Component


EMC@ : EMI, ESD and RF Component

@EMC@ : EMI, ESD and RF Nopop Component

CXDP@ : XDP Component

VPRO@ : Support VPRO

CONN@ : Connector Component




MB PCB	
Part Number	Description
DAA00070000	PCB 130 LA-A901P REV0 MB/UMA DOCK 1

Layout Dell logo

COPYRIGHT 2014
ALL RIGHT RESERVED
REV: X01
PWB: DKNFC
DATE: 1410-06

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Cover Sheet

LA-A901P

Date: Thursday, March 06, 2014 Sheet 1 of 53

Title	Cover Sheet	
Size	Document Number	Rev 0.3

Houston 14 UMA Dock Block Diagram



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Block diagram				Rev
Title	Document Number	LA-A901P		0.3
Date:	Thursday, March 06, 2014	Sheet	2	of 53

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.35V_MEM	+5V_RUN +3.3V_RUN +0.675V_DDR_VTT +1.05V_RUN +VCC_CORE +1.5V_RUN	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF	OFF	OFF

need to update Power Status and
PM Table

PCIE	USB3.0	SATA	DESTINATION
	USB3.0 1		JUSB1-->Rear left
	USB3.0 2		JUSB3-->Right
PCIE 1	USB3.0 3		MMI (CARD READER)
PCIE 2	USB3.0 4		JUSB2-->Rear Right
PCIE 3			LOM
PCIE 4			WLAN
PCIE 5			WIGIG
PCIE 6	L3	SATA 0	JDOCK1 (DOCK)
	L2	SATA 1	JSATA1 (HDD)
	L1	SATA 2	SSD Cache (PCIE)
	L0	SATA 3	SSD Cache (SATA/PCIE)/HCA

BDW ULT	USB PORT#	DESTINATION
	0	JUSB1
	1	JUSB3
	2	WLAN + BT
	3	JUSB2
	4	Touch Screen
	5	CAMERA
	6	USH
	7	WWAN

USH	0	BIO
	1	NA


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title		
Port assignment		
Size	Document Number	Rev
	LA-A901P	0.3
Date:		
Thursday, March 06, 2014		
Sheet	3	of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



SMBUS Address [0x9a]




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


UMA SATA port




Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using FPT.




INTVRMEN - INTEGRATED SUS 1.05V VRM ENABLE
High - Enable Internal VRs
Low - Enable External VRs



CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS



HDA for Codec



Reserve for EMI

SATA0	SATA1	PCB	SATA2/PCIE6 L1	SATA3/PCIE6 L0
E-Dock	HDD	H12 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)
NA	HDD	H12 Entry	NA	NA
E-Dock	HDD	H14 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG
E-Dock	HDD	H14 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)
NA	HDD	H14D_En	NA	M2 3030 WIGIG
NA	HDD	H14U_En	NA	NA
E-Dock	HDD	H15 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG
E-Dock	HDD	H15 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)
NA	HDD	H15D_En	NA	M2 3030 WIGIG
NA	HDD	H15U_En	NA	Express card

contact to WWAN

SATA2/PCIE6_L1 contact to WWAN
SATA3/PCIE6 L0 contact to WLAN

contact to WWAN


contact to WLAN






SATA2/PCIE6_L1 contact to WWAN
SATA3/PCIE6 L0 contact to WLAN

contact to WWAN



contact to WLAN

contact to Express card





PCB	PCIE1	PCIE2	PCIE3	PCIE4	PCIE5	PCIE6
H12 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H12 Entry	SD card	NA	LOM	WLAN	WIGIG	NA
H14 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H14 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H14D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H14U_En	SD card	NA	LOM	WLAN	WIGIG	NA
H15 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H15 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H15D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H15U_En	SD card	NA	LOM	WLAN	WIGIG	NA



support SPI TPM	
LPC_0	LPC_1
SIO MEC	DOCK DEBUG

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (2/12)

LA-A901P


Title
Size




Size

Document Number

Date: Thursday, March 06, 2014

Sheet 7 of 53








PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title			
CPU (5/12)			
Size	Document Number	Rev	
	LA-A901P	0.3	
Date:	Thursday, March 06, 2014	Sheet	10 of 53

[illegible]

PCB	USB2 7
H12 UMA	WWAN
H12 Entry	NA
H14 DSC	WWAN
H14 UMA	WWAN
H14D_En	NA
H14U_En	NA
H15 DSC	WWAN
H15 UMA	WWAN
H15D_En	NA
H15U_En	NA



PCB	PCIE1	PCIE2	PCIE3	PCIE4	PCIE5	PCIE6
H12 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H12 Entry	SD card	NA	LOM	WLAN	WIGIG	NA
H14 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H14 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H14D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H14U_En	SD card	NA	LOM	WLAN	WIGIG	NA
H15 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H15 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H15D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H15U_En	SD card	NA	LOM	WLAN	WIGIG	NA


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title			
CPU (6/12)			
Size	Document Number		Rev
	LA-A901P		0.3
Date:	Thursday, March 06, 2014	Sheet 11 of 53	









CFG STRAPS for CPU



EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKE	
CFG0	1:(Default) Normal Operation; No stall 0:Lane Reversed



PCH/PCH LESS MODE SELECTION	
CFG1	1:(Default) Normal Operation 0:Lane Reversed



SAFE MODE BOOT	
CFG10	1: POWER FEATURES ACTIVATED DURING RESET 0: POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED

NO SVID PROTOCOL CAPABLE VR CONNECTED	
CFG9	1: VRS support SVID protocol are present 0:No VR support SVID is present The chip will not generate(OR Respond to) SVID activity

ALLOW THE USE OF NOA ON LOCKED UNITS	
CFG8	1: Enable(Default): Noa will be disable in locked units and enable in un-locked units 0: Enable Noa will be available pegrardless of the locking of the unit


Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.	
Title	CPU (8/12)
Size	Document Number
Date	Thursday, March 06, 2014
Sheet	13 of 53
Rev	0.3

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Package Daisy Chain:

- 1.B2-PKG-C1-PCB-C2-PKG-B3-PCB-A3-PKG-A4
- 2.A62-PKG-A61-PCB-B61-PKG-B62-PCB-B63-PKG-A60
- 3.AY60-PKG-AW61-PCB-AY61-PKG-AW62-PCB-AY62-PKG-AW63
- 4.AW1-PKG-AW3-PCB-AY3-PKG-AW2-PCB-AY2-PKG-AV1











DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			CPU (9/12)
Size	Document Number	LA-A901P	
Date	Thursday, March 06, 2014	Sheet	14 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

CPU (10/12)


LA-A901P

Date: Thursday, March 06, 2014 Sheet 15 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Voltage Rail	Voltage (V)	S0 Iccmax Current (A) ³	Sx Iccmax Current (A) ³	Deep Sx Iccmax (A) ³	G3
VCC1_05 (Internal Suspend VR mode using INTVRMEN)	1.05	1.741	0	0	0
VCC1_05 (External Suspend VR mode using INTVRMEN)	1.05	1.632	0	0	
VCCAPLL	1.05	0.057	0	0	0
VCCSATA3PLL	1.05	0.042	0	0	0
VCCUSB3PLL	1.05	0.041	0	0	0
VCCACLKPLL	1.05	0.031	0	0	0
VCCCLK	1.05	0.200	0	0	0
VCCHSIO	1.05	1.838	0	0	0
VCCTS1_5	1.5	0.003	0	0	0
VC3_3	3.3	0.041	0	0	0
VCCSDIO	3.3	0.017	0	0	0
VCCASW	1.05	0.658	0	0	0
VCCSPI	3.3	0.018	0	0	0
VCCHDA	3.3	0.011	<1 mA	0	0
VCCSUS3_3 (Internal Suspend VR mode using INTVRMEN)	3.3	0.063	0.024	0	0
VCCSUS3_3 (External Suspend VR mode using INTVRMEN)	3.3	0.062	0.005	0	0
DcpSus1 ⁴	1.05	0.109	0.014	0	0
DcpSus2 ⁴	1.05	0.025	0.001	0	0
DcpSus3 ⁴	1.05	0.010	0.003	0	0
DcpSus4 ⁴	1.05	0.001	0.001	0	0
VCCDSW3_3	3.3	0.114	0.004	0.002	0
VCCRTC	3.3	<1 mA	<1 mA	<1 mA	6 μ A See note 1, 2



Power Rail Isolation

Voltage Supply	Interface (power rail isolation required)	PCH Pins sharing power rail
V1.05s	Core OP1 HSIO USB2 CLKPLL CLK(A) CLK(B) CLK(C)	J11, H11, H15, AE8, AF22 AA21, W21 K9, L10, N8, P9, B18, D11, M9 AG16, AG17 A20 R21, T21 J16, K19 J17
V3.3 _A	GPIO RTC HDA	AC9, AA9, AE20, AE21 AH11 AH14
V3.3 _S	GPIO SDIO Thermal Sensor	V8, W9 UB, T9 K14, K16

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




CPU (11/12)

LA-A901P


Date: Thursday, March 06, 2014 Sheet 16 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





VSS_SENSE AH16



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

CPU (12/12)


LA-A901P

Title		
Size	Document Number	Rev
Date: Thursday, March 06, 2014	Sheet 17 of 53	0.3


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

 DDR_A_DQS#[0..7] <<>
 DDR_A_DQ[0..63] <<>
 DDR_A_DQS[0..7] <<>
 DDR_A_MA[0..15] <<>


Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204





Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket




H=4mm
Reverse Type

CAD NOTE
PLACE THE CAP NEAR TO DIMM RESET PIN



DDR3L SODIMM ODT GENERATION



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

DDR3L

LA-A901P

Size Document Number Rev 0.3

Date: Thursday, March 06, 2014 Sheet 18 of 53


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

H=4mm
Reverse Type





<8> DDR_B_DQS#(0..7) <<>
<8> DDR_B_DQ(0..63) <<>
<8> DDR_B_DQS(0..7) <<>
<8> DDR_B_MA(0..15) <<>

Layout Note:
Place near JDIMM2

Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket



Layout Note:
Place near
JDIMM2.203,204






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Signal	Pin	Connector	Pin	Signal	Pin	Connector	Pin	Signal	Pin	Connector	Pin	
SATA_PTX_DRX_P1	1	↕	CN23	1	2	0.01U	0402	16V7K	SATA_PTX_DRX_P1_C	1	16	SATA_PTX_DRX_P1_RP
SATA_PTX_DRX_N1	2	↕	CN30	1	2	0.01U	0402	16V7K	SATA_PTX_DRX_N1_C	2	14	SATA_PTX_DRX_N1_RP
SATA_PRX_DTX_N1	1	↕	CN25	1	2	0.01U	0402	16V7K	SATA_PRX_DTX_N1_C	4	12	SATA_PRX_DTX_N1_RP
SATA_PRX_DTX_P1	2	↕	CN26	1	2	0.01U	0402	16V7K	SATA_PRX_DTX_P1_C	5	11	SATA_PRX_DTX_P1_RP

21
GND
P13EQ67412STDEZ_TOFN20_4x4

			A_EQ	B_EQ		A_EM	B_EM
Main	Pericom	0 NC 1	3dB 6dB 9dB	3dB 6dB 9dB	0 NC 1	0dB 1.5dB	0dB 1.5dB
2nd	TI	0 NC 1	7dB 0dB 14dB	7dB 0dB 14dB	0 NC 1	0dB -6dB -3dB	0dB -6dB -3dB
3rd	Parade	EQ2 EQ1	A_EQ	B_EQ		A_EM	B_EM
		(M = VDD/2)					
		0 M	2.4dB	2.4dB			
		0 0	7.4dB	7.4dB			
		0 1	14.4dB	14.4dB			
		M M	12.2dB	12.2dB	0		
		M 0	9.4dB	9.4dB	M	0dB	0dB
		M 1	13.3dB	13.3dB		-3.5dB	-3.5dB
		1 M	6.2dB	6.2dB	1	-1.5dB	-1.5dB
		1 0	11.2dB	11.2dB			
		1 1	5dB	5dB			

For Life-On dirty shutdown
TPS22965 EOL change to TPS22967



0.3

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Title								
-------	--	--	--	--	--	--	--	--

Size	Document Number
------	-----------------

Date: Thursday, March 06, 2014

Sheet 20 of 53

Internal Speakers Header

[illegible][illegible]

Place closely to Pin 14 for DOCK only

The diagram shows two circuit sections for the DOCK HP and DOCK MIC pins. Both sections include a 3.3V_RUN_AUDIO supply, a 100k 5% tolerance resistor (RA38 for HP, RA35 for MIC), a 200k 5% tolerance resistor (RA37), and a 5% tolerance resistor (RA39 for HP, RA36 for MIC). The DOCK_HP section is connected to the DOCK_HP_DET pin (pin 35) and the DOCK_MIC section is connected to the DOCK_MIC_DET pin (pin 35). The components are labeled with their values and tolerances, and the pins are labeled with their functions and pin numbers.

The schematic diagram shows the MIC1 module with the following connections:

- Pin 1: GND
- Pin 2: VCC
- Pin 3: GND
- Pin 4: DMIC1_CLK1
- Pin 5: +3.3V_RUN
- Pin 6: DMIC1_DATA

The module is labeled MIC1 and SPM1437HMAH-6_6P.

<34> DAI_12MHZ# <<>> 1 2 I2S_MCLK
 EMC@ RA30 22_0402 5%
 <34> DAI_BCLK# <<>> 1 2 I2S_BCLK
 EMC@ RA31 22_0402 5%
 <34> DAI_DO# <<>> RA32 2 I2S_DO 22_0402 5% Place RA32 close to coder
 <34> DAI_LRCK# <<>>
 <34> DAI_DI <<>>

[illegible]

place at AGND and DGND plane

1 2
RA35 0.0402_5%
@

1 2
RA36 0.0402_5%
@

1 2
RA37 0.0402_5%
@

1 PJP6 2
PAD-OPEN1x2

1 I2S IF Float

2 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

3 BCLK

4 SDATA-OUT

5 SYNC

6 SDATA-IN

7 RESET#

8 I2S_MCLK

9 I2S_SCLK

10 I2S_DQOUT

11 I2S_LRCK

12 I2S_DIN

13 MIC1-L (PORT-B-L)

14 MIC1-R (PORT-B-R)

15 EAPD-PD

16 LD01-CAP

17 LD02-CAP

18 LD03-CAP

19 GND

20 AVDD1

21 AVDD2

22 CPVDD

23 PVDD1

24 PVDD2

25 HP/MIC1 JD(U1)

26 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

27 BCLK

28 SDATA-OUT

29 SYNC

30 SDATA-IN

31 RESET#

32 I2S_MCLK

33 I2S_SCLK

34 I2S_DQOUT

35 I2S_LRCK

36 I2S_DIN

37 MIC1-L (PORT-B-L)

38 MIC1-R (PORT-B-R)

39 EAPD-PD

40 LD01-CAP

41 LD02-CAP

42 LD03-CAP

43 GND

44 AVDD1

45 AVDD2

46 CPVDD

47 PVDD1

48 PVDD2

49 HP/MIC1 JD(U1)

50 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

51 BCLK

52 SDATA-OUT

53 SYNC

54 SDATA-IN

55 RESET#

56 I2S_MCLK

57 I2S_SCLK

58 I2S_DQOUT

59 I2S_LRCK

60 I2S_DIN

61 MIC1-L (PORT-B-L)

62 MIC1-R (PORT-B-R)

63 EAPD-PD

64 LD01-CAP

65 LD02-CAP

66 LD03-CAP

67 GND

68 AVDD1

69 AVDD2

70 CPVDD

71 PVDD1

72 PVDD2

73 HP/MIC1 JD(U1)

74 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

75 BCLK

76 SDATA-OUT

77 SYNC

78 SDATA-IN

79 RESET#

80 I2S_MCLK

81 I2S_SCLK

82 I2S_DQOUT

83 I2S_LRCK

84 I2S_DIN

85 MIC1-L (PORT-B-L)

86 MIC1-R (PORT-B-R)

87 EAPD-PD

88 LD01-CAP

89 LD02-CAP

90 LD03-CAP

91 GND

92 AVDD1

93 AVDD2

94 CPVDD

95 PVDD1

96 PVDD2

97 HP/MIC1 JD(U1)

98 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

99 BCLK

100 SDATA-OUT

101 SYNC

102 SDATA-IN

103 RESET#

104 I2S_MCLK

105 I2S_SCLK

106 I2S_DQOUT

107 I2S_LRCK

108 I2S_DIN

109 MIC1-L (PORT-B-L)

110 MIC1-R (PORT-B-R)

111 EAPD-PD

112 LD01-CAP

113 LD02-CAP

114 LD03-CAP

115 GND

116 AVDD1

117 AVDD2

118 CPVDD

119 PVDD1

120 PVDD2

121 HP/MIC1 JD(U1)

122 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

123 BCLK

124 SDATA-OUT

125 SYNC

126 SDATA-IN

127 RESET#

128 I2S_MCLK

129 I2S_SCLK

130 I2S_DQOUT

131 I2S_LRCK

132 I2S_DIN

133 MIC1-L (PORT-B-L)

134 MIC1-R (PORT-B-R)

135 EAPD-PD

136 LD01-CAP

137 LD02-CAP

138 LD03-CAP

139 GND

140 AVDD1

141 AVDD2

142 CPVDD

143 PVDD1

144 PVDD2

145 HP/MIC1 JD(U1)

146 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

147 BCLK

148 SDATA-OUT

149 SYNC

150 SDATA-IN

151 RESET#

152 I2S_MCLK

153 I2S_SCLK

154 I2S_DQOUT

155 I2S_LRCK

156 I2S_DIN

157 MIC1-L (PORT-B-L)

158 MIC1-R (PORT-B-R)

159 EAPD-PD

160 LD01-CAP

161 LD02-CAP

162 LD03-CAP

163 GND

164 AVDD1

165 AVDD2

166 CPVDD

167 PVDD1

168 PVDD2

169 HP/MIC1 JD(U1)

170 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

171 BCLK

172 SDATA-OUT

173 SYNC

174 SDATA-IN

175 RESET#

176 I2S_MCLK

177 I2S_SCLK

178 I2S_DQOUT

179 I2S_LRCK

180 I2S_DIN

181 MIC1-L (PORT-B-L)

182 MIC1-R (PORT-B-R)

183 EAPD-PD

184 LD01-CAP

185 LD02-CAP

186 LD03-CAP

187 GND

188 AVDD1

189 AVDD2

190 CPVDD

191 PVDD1

192 PVDD2

193 HP/MIC1 JD(U1)

194 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

195 BCLK

196 SDATA-OUT

197 SYNC

198 SDATA-IN

199 RESET#

200 I2S_MCLK

201 I2S_SCLK

202 I2S_DQOUT

203 I2S_LRCK

204 I2S_DIN

205 MIC1-L (PORT-B-L)

206 MIC1-R (PORT-B-R)

207 EAPD-PD

208 LD01-CAP

209 LD02-CAP

210 LD03-CAP

211 GND

212 AVDD1

213 AVDD2

214 CPVDD

215 PVDD1

216 PVDD2

217 HP/MIC1 JD(U1)

218 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

219 BCLK

220 SDATA-OUT

221 SYNC

222 SDATA-IN

223 RESET#

224 I2S_MCLK

225 I2S_SCLK

226 I2S_DQOUT

227 I2S_LRCK

228 I2S_DIN

229 MIC1-L (PORT-B-L)

230 MIC1-R (PORT-B-R)

231 EAPD-PD

232 LD01-CAP

233 LD02-CAP

234 LD03-CAP

235 GND

236 AVDD1

237 AVDD2

238 CPVDD

239 PVDD1

240 PVDD2

241 HP/MIC1 JD(U1)

242 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

243 BCLK

244 SDATA-OUT

245 SYNC

246 SDATA-IN

247 RESET#

248 I2S_MCLK

249 I2S_SCLK

250 I2S_DQOUT

251 I2S_LRCK

252 I2S_DIN

253 MIC1-L (PORT-B-L)

254 MIC1-R (PORT-B-R)

255 EAPD-PD

256 LD01-CAP

257 LD02-CAP

258 LD03-CAP

259 GND

260 AVDD1

261 AVDD2

262 CPVDD

263 PVDD1

264 PVDD2

265 HP/MIC1 JD(U1)

266 I2S_IN1 OUT I2S_DQ TV Mode LINE1-J (I2S)

267 BCLK

268 SDATA-OUT

269 SYNC

270 SDATA-IN

271 RESET#

272 I2S_MCLK

273 I2S_SCLK

274 I2S_DQOUT

275 I2S_LRCK

276 I2S_DIN

277 MIC1-L (PORT-B-L)

278 MIC1-R (PORT-B-R)

279 EAPD-PD

280 LD01-CAP

281 LD02-CAP

282 LD03-CAP

283 GND

[illegible]

DMIC_CLK0

@DMIC@CA54
22pF 002_50Vdc

1 2

place close to UA1 pin2

DMIC_CLK1

@DMIC@CA0
22pF 002_50Vdc

1 2

place close to RA40 pin2

The diagram shows a cross-section of a 4-pin Universal Jack connector. Four arrows point to the pins from the top, labeled as follows:

- HP-Out-Left**: Points to the leftmost pin.
- HP-Out-Right**: Points to the second pin from the left.
- Nokia-MIC**: Points to the third pin from the left.
- iPhone-MIC**: Points to the rightmost pin.

 Below the diagram, the text "Global Headset" is written in a smaller font, and "Universal Jack" is written in a large, bold font.


DELL CONFIDENTIAL/PROPRIETARY

Codec ALC3226**LA-A901P**

0.3


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.














	TYP. Current (mA)			Max Current (mA)			TYP.Watt	MAX.Watt
Cond./Voltage	1.0V	1.0 LP	3.3	1.13	1.13 LP	3.63	1.0/3.3	1.13/3.63
ROOM (40)	711	4.42	72	786	5.29	74	0.95302	1.1627777

Low Power Mode by external FET switch



VMM2320 Operation power consumption for 1.0V=1.464A (Max)

PRODUCT SUMMARY (SI3456DDV)			
V _{DS} (V)	R _{DS(on)} (Ω)	I _D (A) ^d	Q _g (Typ.)
30	0.040 at V _{GS} = 10 V	6.3	2.8 nC
	0.050 at V _{GS} = 4.5 V	5.7	



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



DP 1.2 MST HUB

LA-A901P


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




File	Document Number	Rev
LA-A901P		0.3
Date: Thursday, March 06, 2014	Sheet 22 of 53	




For Touchscreen




WebCAM



Backlight POWER



LCDVDD POWER



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

eDP CONN & Touch screen

LA-A901P

Title






Size

Document Number

Date: Thursday, March 06, 2014

Rev 0.3

Sheet 23 of 53



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

HDMI CONN


LA-A901P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title	Document Number	Rev
		0.3
Date: Thursday, March 06, 2014	Sheet 24 of 53	

PCB	DP SWITCH
H12 UMA	PS8338+PS8339
H12 Entry	PS8339
H14 DSC	PS8338
H14 UMA	PS8338
H14D_En	PS8338
H14U_En	PS8338
H15 DSC	PS8338
H15 UMA	PS8338
H15D_En	PS8338
H15U_En	PS8338




Port switching control or priority configuration. Internal pull down ~150KΩ, 3.3V I/O
For Control Switching Mode (CFG0 = L):
SW = L: Port1 is selected (default)
SW = H: Port2 is selected
For Automatic Switching Mode (CFG0 = H):
SW = L: Port1 has higher priority when both ports are plugged (default)
SW = H: Port2 has higher priority when both ports are plugged

<10> DDI2_LANE_P0
<10> DDI2_LANE_N0
<10> DDI2_LANE_P1
<10> DDI2_LANE_N1
<10> DDI2_LANE_P2
<10> DDI2_LANE_N2
<10> DDI2_LANE_P3
<10> DDI2_LANE_N3

<10> CPU_DPC_AUX
<10> CPU_DPC_AUX#

for support TMDS signal need contact SCL/SDA to P22.23
CPU_DPC_AUX
CPU_DPC_AUX#


CV62, CV69 close to pin30 & 57
CV66, CV69, CV70 close to pin5, 21, 51




<10> DPC_HPD
PS8338B_P1
PS8338B_P0

PS8338B_CFG0
PS8338B_PC10
PS8338B_PC11
PS8338B_PC20
PS8338B_PC21
PS8338B_PEQ



Dock has high priority when both ports plugged



AUX/DDC SW for DPB to E-DOCK



AUX/DDC SW for DPC to E-DOCK



	DP	HDMI
DPB_CA_DET	0	1
DPC_CA_DET	0	1

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Title			
DP SW			
Size	Document Number	Rev	
	LA-A901P	0.3	
Date:	Thursday, March 06, 2014	Sheet	25 of 53

VGA SW

PCB	VGA SWITCH
H12 UMA	NA
H12 Entry	NA
H14 DSC	PI3V713
H14 UMA	PI3V713
H14D_En	NA
H14U_En	NA
H15 DSC	PI3V713
H15 UMA	PI3V713
H15D_En	NA
H15U_En	NA



source from VMM2320

VGA SW for MB/DOCK


<22> RED_2320
<22> GREEN_2320
<22> BLUE_2320
<22> HSYNC_2320
<22> VSYNC_2320
<22> DAT_DDC2_2320
<22> CLK_DDC2_2320

<28,31,35> DOCKED



+3.3V_RUN

+3.3V_RUN RV121 1 2 4.7K_0402_5%

SEL1/SEL2	Chanel	Source
0	A=B1	MB
1	A=B2	APR/SPR



ESD Request







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





VGA SW & VGA Conn			
Size	Document Number	Rev	0.3
Date	Thursday, March 06, 2014	Sheet	26 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Card Reader



LA-A901P

Document Number

Thursday, March 05, 2014

Sheet 29 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Power Rating TBD				
PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V				

The schematic diagram illustrates the electrical connections for the APE8900GN3B SON14 2X3 package. The package is shown with pins 1 through 15. Key connections include:




- AUX_EN_WOWL:** Connected to pin 1 via a resistor R238 (100k, 0402, 5%).
- +3.3V_ALW:** Connected to pin 2.
- +3.3V_WLAN:** Connected to pin 14.
- +5V_ALW:** Connected to pin 4.
- +3.3V_SUS_U23:** Connected to pin 9.
- +3.3V_WLAN:** Connected to pin 15.

The diagram also shows a PJP12 PAD-OPEN1x1mm component connected to pins 12 and 13. Various passive components like resistors (C237, C238, C239) and capacitors (C236, C237, C239) are used for signal conditioning and decoupling. Signal traces are labeled with values like <35> and <36.42>.






Title			
NGFF Card			
Size	Document Number		Rev
	LA-A901P		0.3
Date	Thursday, March 06, 2014		ESheet 30 of 50

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





check port mapping

DOCKED	function
1	Dock
0	M/B







check port mapping




DOCKED_LIO_EN	function
1	Dock
0	M/B



PCB	USB2 0	USB2 3
H12 UMA	USB3102	NX3DV221
H12 Entry	NA	NA
H14 DSC	USB3102	NX3DV221
H14 UMA	USB3102	NX3DV221
H14D_En	NA	NA
H14U_En	NA	NA
H15 DSC	USB3102	NX3DV221
H15 UMA	USB3102	NX3DV221
H15D_En	NA	NA
H15U_En	NA	NA



ESD Request






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



File	USB3.0	Rev	0.3
Size	Document Number	LA-A901P	
Date	Thursday, March 06, 2014	Sheet	31 of 53









PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Houston 14 support NFC on USH

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title NFC			
Size	Document Number	Rev 0.3	
Date: Thursday, March 06, 2014		Sheet 33 of 53	




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Touch Pad



Keyboard



RSMRST circuit



@eDP Cable W CAM

Part Number	Description
DC02C007600	H-CONN SET 13D MB-EDP-CAMERA

@eDP TS Cable W CAM

Part Number	Description
DC02C007C00	H-CONN SET 13D MB-EDP-CAMERA-TS

@eDP Cable W/O CAM

Part Number	Description
DC02C007D00	H-CONN SET 13D MB-EDP

@SATA SPINDLE Cable

Part Number	Description
DC02C007500	H-CONN SET 13D MB-SPINDLE HDD

@SATA Cable

Part Number	Description
DC02C007400	H-CONN SET 13D MB-MSATA HDD

@DC-IN Cable

Part Number	Description
DC301000100	CONN SET 13P DCJACK-MB 2DW1003-041110P

@BATT Cable

Part Number	Description
DC02001X800	H-CONN SET 13D MB-BATT CABLE

@LED FFC

Part Number	Description
NBX0001J000	FFC 10P F P0.5 PAD0.3 172MM MB-LED/B 13D

@FP FFC

Part Number	Description
NBX0001J000	FFC 8P F P0.5 PAD.3 123MM MB-FP VALIDITY

@TP FFC

Part Number	Description
NBX0001J100	FFC 16P F P0.5 PAD=0.3 119MM MB-TP 13D

@USH Board FFC

Part Number	Description
NBX0001J300	FFC 26P G P0.5 PAD.3 88MM MB-USH/B 13D

@RTC BATT

Part Number	Description
GC02001D000	BATT CR2032 3V 225MAH PA 5 W/C 30MM

@FAN

Part Number	Description
DC28A000800	FAN SET DAQ20 DC5V AB7405HB-HB3 ADDA

@Speak

Part Number	Description
PK230003Q0L	SPK PACK ZJX 2.0W 4 OHM FG

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title	
Size	Document Number
Date	Thursday, March 06, 2014
Sheet	37 of 53

Keyboard

LA-A901P


Rev 0.3

+1.05V_MODPHY




if support MODPHY off keep DSC solution
MODPHY timing spec 0.7V/us and <65us


Figure 5-6. Sequencing Requirements between HSIOPC and LPT-LP 1.05V rails and COMP/IREF signals




+1.05V_RUN source



+3.3V_ALW_PCH/+3.3V_M source



+3.3V_RUN/+5V_RUN source



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Power control

LA-A901P

Date: Thursday, March 06, 2014 Sheet 38 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


HDD LED solution for White LED





Battery LED




WLAN LED solution for White LED




Breath LED




POWER & INSTANT ON SWITCH




LED board CONN



Fiducial Mark



LED Circuit Control Table		
	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Unobtrusive mode)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		Rev	
PAD, LED		0.3	
Size	Document Number	LA-A901P	
Date	Thursday, March 06, 2014	Sheet	39 of 53






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
+5V_ALW/3.3V_ALW			
Size	Document Number	Rev	
	LA-A901P	0.3	
Date: Thursday, March 06, 2014		Sheet	41 of 55





0.675Volt +/- 5%
TDC 0.7 A
Peak Current 1.0 A
OCP Current 2.6 A fix by IC



Mode	S3	S5	+1.35V_MEN	+V_DDR_REF	+0.675V_P
S5	L	L	off	off	off
S3	L	H	on	on	off
S0	H	H	on	on	on

+1.35V_MEM
TDC 6.6 A
Peak Current 9.5 A
OCP Current 11.4 A
TYP MAX
H/S Rds(on) 24mohm, 30mohm
L/S Rds(on) 13.5mohm, 16.5mohm
Choke DCR 7.4mohm
CAP ESR 17mohm



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.


Title
+1.35V MEN/+0.675V_DDR_VTT

Size Document Number
LA-A901P


Date: Thursday, March 06, 2014 Sheet 42 of 53

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.







	Compal Electronics, Inc.		
	Title		
	+1.5V_RUN		
	Size	Document Number	Rev
	LA-A901P		0.3
Date:	Thursday, March 06, 2014		Sheet 44 of 53

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN AUTHORIZATION OF COMPAL ELECTRONICS, INC.



+PWR_SRC



CPU 15W
TDC 10 A
Peak Current 32 A
OCP Current 38.4 A
DC Load line -2.0 mV/A
Icc_Dyn_VID1 27 A
Choke DCR: 0.66m +/-7% ohm
PH500 B Value : 4250k 1%
PH501 B Value : 3370k 1%

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


+VCC_CORE

LA-A901P


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



File	Document Number	Rev
	LA-A901P	0.3
Date	Thursday, March 06, 2014	Sheet 45 of 53



DELL CONFIDENTIAL/PROPRIETARY

			
Compal Electronics, Inc.			
Title			
PROCESSOR DECOUPLING			
Size	Document Number		Rev
	LA-A901P		0.3
Date:	Thursday, March 06, 2014		Sheet 48 of 53

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Version Change List (P. I. R. List)


[illegible]

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	6	HW	2013/10/8	COMPAL	Follow intel reference circuit.	Add CC100, RC300 on CPU pin AC4, net name is PM_TEST_RST	0.2 (X01)
2	27	HW	2013/10/8	COMPAL	Dell drop POA function.	Change JUSH1 from 26 pin to 20 pin, pin define follow E5	0.2 (X01)
3	36	HW	2013/10/8	COMPAL	Dell drop POA function.	remove POA_WAKE# off page symbol remove POA_ON/OFF#,make UE2.B62 to be NC pin	0.2 (X01)
4	22	HW	2013/10/9	COMPAL	IC version changed.	VMM2320 circuit change: 1. UV8 from VMM2320 change to VMM 2330 (SA00007G800) 2. UV8 pin J3, E5 to +1.05V_RUN 3. VMM_SPI_WP# reserved RV517, 2.2K resistor PU to +3.3V_RUN_VMM 4. VMM_GPIO4,reserved RV518, 2.2K resistor PU to +3.3V_RUN_VMM 5. VMM_GPIO5 reserved RV519, 2.2K resistor PU to +3.3V_RUN_VMM 6. add QV20,CZ69,RV210,RV212,QV21 external FET switch circuit 7. UV8 pin B5, B6 change to +3.3V_RUN_VMM 8. LP_CTL add RV516, 2.2K resistor PU to +3.3V_RUN_VMM 9. Depop RV73 10. add LP_EN on UV8.A5 (10/18) 11. depop QV20,CZ69,RV210,RV212, QV21 external FET switch circuit (10/24) 12.RPV2 pin1 & pin2 NC (11/4)	0.2 (X01)
5	23	HW	2013/10/9	COMPAL	Follow EMC suggestion	Change LI1,LI2,LI3,LI4,LI5,LI6,LI7,LI8,LI9,LV3,LV6,LV10,LV12,LV27 From SM070003K00 (S COM FI_ CHILISIN CMMI21T-900Y-N) To SM070003Y00 (S COM FI_ MURATA DLW21HN900HQ2L)	0.2 (X01)
6	9	HW	2013/10/9	COMPAL	reserved for S3 within 2s , system shutdown issue debug.	add RC26, , reserved RC27.	0.2 (X01)
7	36	HW	2013/10/9	COMPAL	board ID change.	RE79 change to 130K	0.2 (X01)
8	36	HW	2013/10/14	COMPAL	follow intel latest design guide.	pop RE56 and change from 8.2K to 10K , it's RESET_OUT# pull down resistor	0.2 (X01)
9	7	HW	2013/10/16	COMPAL	RF requirement.	add CC14, CC15 and move CC12, CC13 to behind the resistor (RC72)	0.2 (X01)
10	20,23,31,32	HW	2013/10/17	COMPAL	follow ESD recommend list.	change all ESD diode CPN change DI2, DI3, DI5, DV4 from SCA00001100(S ZEN ROW PJDLC05C 3P C/A SOT23) to SC600001600(S DIO ROW AZC199-02S.R7G C/C SOT23 ESD) change DI1,DI6,DI4 from SC300002800(S DIO(BR) TVWDF1004AD0 DFN ESD) to SC300002C00(S DIO(BR) L05ESDL5V0NA-4 SLP2510P8 ESD) change DA1,DA2,DA3,DA6,DA7 from SCA00001L00(S ZEN ROW L30ESDL5V0C3-2 C/A SOT23 ESD) to SCA00002900(S ZEN ROW L03ESDL5V0CC3-2 C/A SOT-23 ESD)	0.2 (X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


				Compal Electronics, Inc.			
Title EE P.I.R (1/4)							
Size	Document Number LA-A901P						Rev 0.3
Date	Thursday, March 06, 2014						Sheet 50 of 53

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
11	7,38	HW	2013/10/17	COMPAL	for UMA DOCK configure, it support has non-VPRO configure.	add PJP33, PJP34 UC3, CC7, RC50, RC55, RPC12, UZ7, CZ64 change to VPRO@	0.2 (X01)
12	38	HW	2013/10/17	COMPAL	power doesn't split VPRO & NPRO BOM.	add RZ41, RZ42, reserve it for VPRO & NVPRO option.	0.2 (X01)
13	39	HW	2013/10/17	COMPAL	SSI design will cause LED behavior error.	remove QZ5, QZ7.2 & QZ3.2 change to SYS_LED_MASK#	0.2 (X01)
14	20	HW	2013/10/17	COMPAL	To solve Line-on HDD dirty shut down issue.	add UN3, CN3, CN4, PJP7 and reserved it.	0.2 (X01)
15	30,36	HW	2013/10/17	COMPAL	follow Dell requirement.	add back SUS_ON, change +3.3V_SUS control pin to SIO_SLP_S4# 1. UL3.3 from SIO_SLP_S4# to SUS_ON 2. UE2.B23 → SUS_ON_EC , RPE10.2 → SUS_ON 3. add RE282(Pop), RE281(depop) 4. add RE279, RE280 (dock only) 5. UE2.B9 → RUN_ON_EC	0.2 (X01)
16	23	HW	2013/10/18	COMPAL	follow ESD recommend.	LZ1 change from SM070001N00 to SM070003Y00	0.2 (X01)
17	12	HW	2013/10/24	COMPAL	add GPIO pin for DIMM quantity detection.	add DIMM_DET on UC1.U4 to replace PCH_GPIO48, remove	0.2 (X01)
18	6	HW	2013/10/24	COMPAL	debug usage.	add RC301	0.2 (X01)
19	9	HW	2013/10/28	COMPAL	reserve it to prevent PCH_PLTRST# floating when power on	add RC304, 100K pull down, on PCH_PLTRST#_EC	0.2 (X01)
20	30	HW	2013/10/29	COMPAL	New SIM connector has no this pin.	remove UIM_DET on JNGFF2 pin58	0.2 (X01)
21	23	HW	2013/10/29	COMPAL	it's designed for Goliad, Houston doesn't need.	remove RZ1	0.2 (X01)
22	30	HW	2013/10/29	COMPAL	To solve WWAN can not detec issue.	Add RZ43, 100k pull up for WWAN_PWR_EN	0.2 (X01)
23	38	HW	2013/10/29	COMPAL	for support VPRO & NVPRO BOM option.	remove PJP33, PJP34, PJP19 add RZ44, RZ46, RZ47	0.2 (X01)
24	12	HW	2013/10/29	COMPAL	To solve backdrive issue.	Change TPM_PIRQ# pull up (RC247) to +3.3V_RUN from +3.3V_ALW_PCH	0.2 (X01)
25	37	HW	2013/10/29	COMPAL	Dell request.	add RZ48, RZ49, QZ12 depop UZ5, UZ6, RZ21, RZ22, CZ35, RC91 (11/4) add RZ51, change QZ12 from 3904 to 3906. make RPE6 to be NC pin, add RE88 (11/4)	0.2 (X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


				Compal Electronics, Inc.	
EE P.I.R (2/4)					
Size	Document Number				Rev
	LA-A901P				0.3
Date:	Thursday, March 06, 2014				Sheet 51 of 53

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
26	30	HW	2013/10/30	COMPAL	Dell doesn't support MODPHY.	add PJP36, depop QZ6, QZ10, RZ16, RZ5, CZ25, CZ38	0.2 (X01)
27	28	HW	2013/11/04	COMPAL	SSI design will cause LED behavior error.	Change QL1, QL2 contorl pin from MASK_BASE_LEDS# to SYS_LED_MASK#	0.2 (X01)
28	21	HW	2013/11/04	COMPAL	EMC request.	Add RA42, RA43.	0.2 (X01)
29	21	HW	2013/11/05	COMPAL	follow vender suggestion. It's for 15KV ESD fail issue.	add CA12, CA13 change DA1, DA2, DA3, DA4 from GNDA to GND	0.2 (X01)
30	12	HW	2013/11/05	COMPAL	GPIO 14 is sus power well, it has risk to cause back drive.	move TPM_PIRQ# from PCH_GPIO14 to PCH_GPIO17, add T21 on PCH_GPIO14	0.2 (X01)
31	30	HW	2013/11/05	COMPAL	follow vender request.	RZ43 from 100K change to 0 ohm	0.2 (X01)
32	20	HW	2013/11/06	COMPAL	For SATA repeater setting	RN11,RN16 pop 0ohm	0.2 (X01)
33	28	HW	2013/11/06	COMPAL	For EMI request	RL21~ RL28 change to 2.2 ohm	0.2 (X01)
41	20	HW	2013/11/06	COMPAL	For SATA repeater setting	RN11,RN16 pop 0ohm	0.2 (X01)
42	30	HW	2013/11/05	COMPAL	follow vender request.	RZ43 from 100K change to 0 ohm	0.2 (X01)
43	9,11,27,35,36	HW	2013/11/20	COMPAL	follow vender suggest to solve "Bo" noise issue	1.UA1 pin22 add RA45 0 ohm PU to +3.3V_RUN_AUDIO 2.UA1 pin21 add RA44 100k ohm to GND	0.2 (X01)
44	12,22	HW	2013/11/20	COMPAL	follow vender suggest	1.RPC8 change from 2.2k to 10k 2.UC1.F2 &RPC8.3 change name from I2C0_SDA to PCH_GPIO4 3.UC1.F3 &RPC8.4 change name from I2C0_SCL to PCH_GPIO5 4.UC1.G4 &RPC8.1 change name from I2C1_SDA_VMM to PCH_GPIO6 5.UC1.F1 &RPC8.2 change name from I2C1_SCL_VMM to PCH_GPIO7 6.RPV2.1 connect to I2C1_SDA_VMM 8.RPV2.2 connect to I2C1_SCL_VMM	0.2 (X01)
45	22	HW	2013/11/27	COMPAL	To solve CRT display jitter issue	LV23,LV25 change from BLM15AX102SN1D to BLM15PX181SN1D	0.2 (X01)
46	36,37	HW	2013/11/27	COMPAL	Base on Pre-PT RSMRST EA result	1.POP RE88,UZ6,RE51 2.remove QZ12,RZ48,RZ49,RZ50	0.2 (X01)
47	6	HW	2013/11/29	COMPAL	follow intel DG, ESR MAX=50 ohm	Change YC1 from SJ100001K00(S CRYSTAL 32.768KHZ Q13FC1350000400) to SJ10000LD00(S CRYSTAL 32.768KHZ 12.5PF 9H03220008)	0.2 (X01)
48	22	HW	2013/12/10	COMPAL	follow vender suggestion	1. change LV22,LV24 from SM01000N400(S SUPPRE_MURATA BLM15AX102SN1D 0402) to SM01000N000(S SUPPRE_MURATA BLM15PX181SN1D 0402) 2. change CV82, CV94 from 1uF to 10uF 3. UV8 pin D3 from +1.05V_VMM_VDDTX to+1.05V_VMM_VDD. 4. UV8 Pin H3, E10, H11 change to NC 5. Change UV8 pin B5, B6 from +3.3V_RUN_VMM to +3.3V_RUN_VDDIO	0.2 (X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

				Compal Electronics, Inc.	
EE P.I.R (3/4)					
Size	Document Number				Rev
	LA-A901P				0.3
Date:	Thursday, March 06, 2014				Sheet 52 of 53

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
49	34	HW	2013/12/18	COMPAL	To solve Power leakage issue.	Change R272 from 10K to 100K, and pull up to +3.3V_ALW2	0.2 (X01)
50	21	HW	2013/11/05	COMPAL	follow ESD/vender request	1. change RA42, RA43 to LA10, LA1 SM01000NA00 (S SUPPRE_MURATA BLM15PX330SN1D 0402) 2. change RA7, RA8 from 16 to 24.9 ohm 3. DA1 & DA3 change from SCA00002900 to SCA00001B00 (S ZEN ROW AZ5123-02S.R7G 3P C/A SOT23) 4. CA4 & CA1 change from 220pF (@EMC@) to 680pF (EMC@)	0.2 (X01)
51	26	HW	2013/12/18	COMPAL	Base on CRT EA result	change CV51, CV52, CV53 from 12pF to 2.2pF	0.2 (X01)
52	20	HW	2013/12/18	COMPAL	For SATA repeater setting	De-pop RN9, RN13	0.2 (X01)
53	38	HW	2014/02/06	COMPAL	For MODPHY power rail contril by JUMP directly	1. change PJP36 pin1 from +1.05V_M to +1.05V_RUN 2. depop QZ6, QZ10, RZ16, RZ5, CZ25, CZ38	0.3 (X01)
54	25	HW	2014/02/06	COMPAL	Base on PS8338 datasheet, PI0 have 2 level, PI1 have 3 level	For PI0, delete RV66 For PI1, add RV100 PD to GND	0.3 (X01)
55	36	HW	2014/02/10	COMPAL	EC request, for Delray common code reserved.	add RE283 (@)	0.3 (X01)
56	29	HW	2014/02/27	COMPAL	EMI test fail, back to SSI SD card connector.	change JSD1 from TAITW_PSDCT6-20GLBS1NN4H_19P-T to ALPS_SCDADA0101_19P_NR	0.3 (X01)
57	9,16	HW	2014/03/03	COMPAL	follow intel DG 1.2	1. reserved 0.47uF for +PCH_VCCDSW3_3, near CPU AH10 pin 2. add 10K pull high to +PCH_VCCDSW3_3 for PM_LANPHY_ENABLE, leave RPC19. pin 3 NC	0.3 (X01)
58	30	HW	2014/03/05	COMPAL	intel Wigig need 32K clock when DSx	1. Add UZ11 & RZ56 (@) & RZ57 2. JNGFF1 change to WIGIG_32KHZ from SUSCLK 3. JNGFF2.60 change to NC from SUSCLK	0.3 (X01)
59	27	HW	2014/03/05	COMPAL	EMC team Solution	1. reserved CZ68 47nF on pltrst_ush# to GND. 2. Pop R6, R41, R273 to 10 ohm 3. Pop C42, C43, C319 to 4.7pF	0.3 (X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title EE P.I.R (4/4)			
Size	Document Number	Rev	
	LA-A901P	0.3	
Date:	Thursday, March 06, 2014	Sheet	53 of 53